

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/669,784	09/24/2003	James C. Farmer	10002762-3	6401
•	7590 11/01/2007 CKARD COMPANY	7	EXAM	INER
Intellectual Property Administration			TSAI, SHENG JEN	
P. O. Box 2724 Fort Collins, Co			ART UNIT PAPER NUMBER	
·		•	2186	
			MAIL DATE	DELIVERY MODE
			11/01/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

ı			$\alpha_{\rm l}$
	Application No.	Applicant(s)	7
	10/669,784	FARMER ET AL.	
Office Action Summary	Examiner	Art Unit	
•	Sheng-Jen Tsai	. 2186	
The MAILING DATE of this communication	_	ith the correspondence address	••
Period for Reply	01.V.10.057.T0.5V.0107		
A SHORTENED STATUTORY PERIOD FOR REWHICHEVER IS LONGER, FROM THE MAILING  - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory per  - Failure to reply within the set or extended period for reply will, by state Any reply received by the Office later than three months after the material patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNI R 1.136(a). In no event, however, may a riod will apply and will expire SIX (6) MO atute, cause the application to become A	CATION. reply be timely filed  NTHS from the mailing date of this communic BANDONED (35 U.S.C. § 133).	·
Status			
Responsive to communication(s) filed on 23     This action is FINAL. 2b) ☒ T     Since this application is in condition for allocations of the closed in accordance with the practice under the condition of the closed in accordance with the practice.	his action is non-final.  wance except for formal materials	· · · · · · · · · · · · · · · · · · ·	ts is
Disposition of Claims			
4) ⊠ Claim(s) <u>1,3-5,8-13,15,16,19 and 20</u> is/are 4a) Of the above claim(s) is/are without 5) □ Claim(s) is/are allowed.  6) ⊠ Claim(s) <u>1, 3-5, 8-13, 15-16 and 19-20</u> is/are 7) □ Claim(s) is/are objected to.  8) □ Claim(s) are subject to restriction and	drawn from consideration.		
Application Papers	•		
9)⊠ The specification is objected to by the Exam 10)⊠ The drawing(s) filed on 24 September 2003  Applicant may not request that any objection to to Replacement drawing sheet(s) including the corn 11)□ The oath or declaration is objected to by the	is/are: a)⊠ accepted or b)[ the drawing(s) be held in abeya rection is required if the drawing	nce. See 37 CFR 1.85(a). I(s) is objected to. See 37 CFR 1.1	21(d).
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for fore  a) All b) Some * c) None of:  1. Certified copies of the priority docume  2. Certified copies of the priority docume  3. Copies of the certified copies of the p  application from the International Bure  * See the attached detailed Office action for a least open companion.	ents have been received. ents have been received in A priority documents have beer reau (PCT Rule 17.2(a)).	Application No received in this National Stage	<b>:</b>
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	Paper No	Summary (PTO-413) s)/Mail Date nformal Patent Application	

Application/Control Number: 10/669,784 Page 2

Art Unit: 2186

#### **DETAILED ACTION**

1. This Office Action is taken in response to Applicants' Request for Continued Examination (RCE) filed on August 23, 2007 regarding application 10,669,784 filed on September 24, 2003.

2. Claims 2, 6-7, 14 and 17-18 have been cancelled.

Claims 1, 8 and 15 have been amended.

Claims 1, 3-5, 8-13, 15-16 and 19-20 are pending under consideration.

3. Response to Amendments and Remarks

Applicants' amendments and remarks have been fully and carefully considered, with the Examiner's response set forth below.

## Amendments and Remarks on Claim 1

Applicants amended claim 1 with the additional limitation of "said key data being generated based upon a destination address of said write operation," and contended that the reference previously relied on (Garcia, US 6,151,689) fails to teach this limitation.

The Examiner agrees that Garcia does not teach the newly added limitation of claim 1. Upon further search, however, a new prior art (Weber et al., US 6,212, 610) that explicitly and specifically teach this limitation has been identified, and a new ground of claim analysis for claim 1 based on the combination of Garcia and Weber et al. has been made. Refer to the corresponding section of the following claim analysis for details.

#### Amendments and Remarks on Claim 8

Applicants amended claim 8 with the additional limitation of "said key data being generated based upon a system clock setting of said computer system," and contended that the reference previously relied on (Garcia, US 6,151,689) fails to teach this limitation.

The Examiner agrees that Garcia does not teach the newly added limitation of claim 1. Upon further search, however, a new prior art (Adler, US 4,255, 811) that explicitly and specifically teach this limitation has been identified, and a new ground of claim analysis for claim 8 based on the combination of Garcia and Adler has been made. Refer to the corresponding section of the following claim analysis for details.

### **Amendments and Remarks on Claim 15**

Applicants amended claim 15 with the additional limitation of "said key data being generated based upon at least one of: a destination address of said write operation and a system clock setting of said computer system," and contended that the reference previously relied on (Garcia, US 6,151,689) fails to teach this limitation.

The Examiner agrees that Garcia does not teach the newly added limitation of claim 1. Upon further search, however, new prior art (Weber et al., US 6,212, 610 and Adler, US 4,255, 811) that explicitly and specifically teach the limitation, respectively, has been identified, and a new ground of claim analysis for claim 15 based on Garcia in combination of and Weber et al. **or** Adler has been made. Refer to the corresponding section of the following claim analysis for details.

Art Unit: 2186

#### Objection -- Specification

Page 4

4. The specification is objected to as failing to provide proper antecedent basis for the claimed subject matter. See 37 CFR 1.75(d)(1) and MPEP § 608.01(o). Correction of the following is required:

Claim 15 recites the limitation of "... having a <u>computer readable medium</u> ...;" however, the specification of the disclosure is completely silent on the subject matter of "computer readable medium." It does not even cite the term "computer readable medium," let alone providing explanations regarding what constitutes "a computer readable medium."

## 5. Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 1,3-5, 15-16 and 19-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Garcia et al. (US 6,151,689, hereinafter referred to as Garcia), and in view of Weber et al. (US 6,212,610, hereinafter referred to as Weber).

It is noted that, in the following claim analysis, those elements recited by the claims are presented using **bold** font.

As to claim 1, Garcia discloses a method for protecting memory space in a target storage device during a write operation in a computer system [CPUs and

I/O devices may write to, or read from, memory of a CPU of the system. Memory protection is provided by an access validation method maintained by each CPU in which CPUs and/or I/O devices are provided with a validation to read/write memory of that CPU, without which memory access is denied (abstract)], the method comprising:

creating a single data packet [figures 3A~3D and 4A~4C show various types of packets, comprising Header, Address, data and CRC], including user data [figures -3A~3D and 4A~4C show various types of packets, comprising Header, Address, data and CRC] that is to be written in a write operation to said target storage device [figure 6, 24b is the target storage device] and key data [for example, the CRC may be the corresponding key data; Accesses to the memory 28 are validated by the AVT logic 90 of each interface unit 24 (FIG. 5), using all of six checks: (1) that the CRC of the message packet carrying the request is error free, ..." (column 31, lines 10-25)] that is used to establish authorization to store said user data [Use of CRC in this manner operates to protect message packets from end to end because the router elements do not modify or regenerate the CRC as the message packet passes through. The CRC of each message packet is checked at each router crossing. A command symbol--"This packet Good" (TPG) or "This Packet Bad" (TPB)--is appended to every packet (column 5, lines 39-45); Garcia further teaches "access validation" in details from column 30, lines 56 through column 37, lines 15]; said key data being generated based upon a destination address of said write operation [this limitation is taught by Weber, see below];

transmitting said single data packet to the target storage device [see figure 6]; determining whether said key data is valid [If the received message packet is found to have a bad CRC (or it is tagged with a "This Packet Bad" (TPB) command symbol, see below) the packet is discarded, and access is denied (column 31, lines 22-25)]; writing said user data into said target storage device only when said key data is valid [CPUs and I/O devices may write to, or read from, memory of a CPU of the system. Memory protection is provided by an access validation method maintained by each CPU in which CPUs and/or I/O devices are provided with a validation to read/write memory of that CPU, without which memory access is denied (abstract)].

Regarding claim 1, Garcia teaches using CRC as a key to establish authorization to store data, and does not teach that said key data being generated based upon a destination address of said write operation.

Weber teaches in the invention "Memory Protection mechanism for a Distributed Memory Multiprocessor with Integrated Message Passing Support" a mechanism for memory access protection [abstract] in which a valid key is required to be granted access right to certain pages of a memory [figures 4A, 4B, 5A and 5B; access page x with Key<sub>x</sub>, figure 5, 570]. Specifically, Weber teaches that a key is generated based on the address of the memory to be accessed [figure 4A, 410, Key<sub>x</sub> = F (Lock, ADDRx); Access protection is maintained on a per memory page basis, where a page typically represents about 4 kilobytes of memory. If a target wishes to grant access rights of a particular page to some initiator, it manufactures a key by using the equation:

key=f(lock, addr)

where lock is the lock number, addr is the address of the page for which the key is manufactured, and f is a simple function. The key and address are then passed to the initiator (column 4, lines 34-51)].

Page 7

Weber also teaches that the motivation of using a key that is generated based on the destination address is because it raises the level of protection, requires very little hardware storage, and can cover an unlimited number of memory areas [column 3, lines 5-10].

Therefore, it would have been obvious for one of ordinary skills in the art at the time of Applicants' invention to protect memory by using a key that is generated based on the destination address, as demonstrated by Weber, and to incorporate it into the existing scheme disclosed by Garcia, because it offers the advantages of raising the level of protection, requiring very little hardware storage, and covering an unlimited number of memory areas.

As to claim 3, Garcia teaches that the method of claim 1 further comprising:

performing a Boolean operation on selected bits of said user data to generate

said key data [for example, the CRC may be the corresponding key data, which is

calculated based on Boolean operations on Data bits].

As to claim 4, Garcia teaches that the method of claim 1 further comprising:

generating verification data from said user data at a controller of said target

storage device [Error-checking of the communication flow between the components of
the processing system is achieved by adding a cyclic-redundancy-check (CRC) to the

Art Unit: 2186

message packets that are sent between the elements of the system (column 5, lines 28-31)]; and

comparing said key data in said single data packet with said verification data to determine if said key data matches said verification data [The CRC of each message packet is checked not only at the destination of the message, but also while en route to the destination by each router element used to route the message packet from its source to the destination. If a message packet is found by a router element to have an incorrect CRC, the message packet is tagged as such, and reported to a maintenance diagnostic system (column 5, lines 31-40)].

As to claim 5, Garcia teaches that the method of claim 4 further comprising: storing said user data to said target storage device if said key data matches said verification data [CPUs and I/O devices may write to, or read from, memory of a CPU of the system. Memory protection is provided by an access validation method maintained by each CPU in which CPUs and/or I/O devices are provided with a validation to read/write memory of that CPU, without which memory access is denied (abstract)].

As to claim 15, it recites substantially the same limitations as in claim 1, and is rejected for the same reasons set forth in the analysis of claim 1. Refer to "As to claim 1" presented earlier in this Office Action for details. Note that Weber teaches that said key data is generated based on a destination address as explained in "As to claim 1."

Art Unit: 2186

As to claim 16, it recites substantially the same limitations as in claim 5, and is rejected for the same reasons set forth in the analysis of claim 5. Refer to "As to claim 5" presented earlier in this Office Action for details.

As to claim 19, it recites substantially the same limitations as in claim 4, and is rejected for the same reasons set forth in the analysis of claim 4. Refer to "As to claim 4" presented earlier in this Office Action for details.

As to claim 20, it recites substantially the same limitations as in claim 4, and is rejected for the same reasons set forth in the analysis of claim 4. Refer to "As to claim 4" presented earlier in this Office Action for details. Also see figure 6 of Garcia et al.

7. Claims 8-13, 15-16 and 19-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Garcia et al. (US 6,151,689, hereinafter referred to as Garcia), and in view of Adler (US 4,255,811).

As to claim 8, Garcia discloses a system for conducting a protected memory write to a target storage device in a single transaction within a computer system [CPUs and I/O devices may write to, or read from, memory of a CPU of the system.

Memory protection is provided by an access validation method maintained by each CPU in which CPUs and/or I/O devices are provided with a validation to read/write memory of that CPU, without which memory access is denied (abstract); figures 3A~3D and 4A~4C show various types of packets, comprising Header, Address, data and CRC], the system comprising:

Means for simultaneously delivering user data and key data to a controller of said storage device, wherein said user data is to be written to said storage

device [figures 3A~3D and 4A~4C show various types of packets, comprising Header, Address, data and CRC; figure 6, 24b is the target storage device] and key data [for example, the CRC may be the corresponding key data; Accesses to the memory 28 are validated by the AVT logic 90 of each interface unit 24 (FIG. 5), using all of six checks: (1) that the CRC of the message packet carrying the request is error free, ..." (column 31, lines 10-25)] is used to establish authorization to store said user data IUse of CRC in this manner operates to protect message packets from end to end because the router elements do not modify or regenerate the CRC as the message packet passes through. The CRC of each message packet is checked at each router crossing. A command symbol--"This packet Good" (TPG) or "This Packet Bad" (TPB)-is appended to every packet (column 5, lines 39-45); Garcia further teaches "access validation" in details from column 30, lines 56 through column 37, lines15]; said key data being generated based upon a system clock setting of said computer system [this limitation is taught by Adler, see below]; and Means for determining whether said key data authorizes writing said user data to said storage device [If the received message packet is found to have a bad CRC (or it is tagged with a "This Packet Bad" (TPB) command symbol, see below) the packet is discarded, and access is denied (column 31, lines 22-25); CPUs and I/O devices may write to, or read from, memory of a CPU of the system. Memory protection is provided by an access validation method maintained by each CPU in which CPUs and/or I/O devices are provided with a validation to read/write memory of that CPU, without which memory access is denied (abstract)].

Regarding claim 8, Garcia teaches using CRC as a key to establish authorization to store data, and does not teach that said key data being generated based upon a system clock setting of said computer system.

Adler teaches in the invention "Key Controlled Block Cipher Cryptographic."

System" a mechanism for memory access protection in which a valid key is required to be granted access right to certain pages of a memory [All authorized subscribers who are permitted access to data within the network are assigned a unique key consisting of a combination of binary symbols. The central processing unit within the computing network contains a complete listing of all distributed authorized subscriber keys. All communications transmitted from terminal input are encrypted into a block cipher by use of the cryptographic system operating under the control of the subscriber key which is inputed to the terminal device. At the receiving station or central processing unit, an identical subscriber key which is obtained from internal tables stored within the computing system is used to decipher all received ciphered communications (abstract)].

Specifically, Adler teaches that a key is generated based on a system clock setting of said computer system [figure 4 shows "key generation clock" being used to generate keys; The second is the key generation clock K which controls the operation of the key generation shift registers shown in FIGS. 3A and 3B which sequentially generate the key material for each of the rounds (column 6, lines 7-11); column 6, lines 1-21].

Adler also teaches that the motivation of using a key that is generated based on a system clock setting of said computer system is because it allows generation of keys of great cryptographic strength by iterating the algorithm many more rounds than practically possible [column 14, lines 46-53].

Therefore, it would have been obvious for one of ordinary skills in the art at the time of Applicants' invention to protect memory by using a key that is generated based on a system clock setting of said computer system, as demonstrated by Adler, and to incorporate it into the existing scheme disclosed by Garcia, because it allows generation of keys of great cryptographic strength by iterating the algorithm many more rounds than practically possible.

As to claim 9, Garcia teaches that the system of claim 8 further comprising: means for writing said user data to said target storage device only when said key data authorizes writing said user data [CPUs and I/O devices may write to, or read from, memory of a CPU of the system. Memory protection is provided by an access validation method maintained by each CPU in which CPUs and/or I/O devices are provided with a validation to read/write memory of that CPU, without which memory access is denied (abstract)].

As to claim 10, Garcia teaches that the system of claim 8 further comprising: means, at an originating device, for calculating said key data using an algorithm before said user data and said key data is sent to said storage device [figures 3A~3D and 4A~4C show various types of packets, comprising Header, Address, Data and CRC, and CRC is calculated using Data; If the received message packet is found to

Art Unit: 2186

have a bad CRC (or it is tagged with a "This Packet Bad" (TPB) command symbol, see below) the packet is discarded, and access is denied (column 31, lines 22-25)].

As to claim 11, Garcia teaches that the system of claim 10 wherein said algorithm calculates said key data from said user data [figures 3A~3D and 4A~4C show various types of packets, comprising Header, Address, Data and CRC, and CRC is calculated using Data].

As to claim 12, Garcia teaches that the system of claim 8 further comprising:

Means for generating verification data at said target storage device controller

[Error-checking of the communication flow between the components of the processing system is achieved by adding a cyclic-redundancy-check (CRC) to the message packets that are sent between the elements of the system (column 5, lines 28-31)];

and

Means for comparing said verification data to said key data [The CRC of each message packet is checked not only at the destination of the message, but also while en route to the destination by each router element used to route the message packet from its source to the destination. If a message packet is found by a router element to have an incorrect CRC, the message packet is tagged as such, and reported to a maintenance diagnostic system (column 5, lines 31-40)].

As to claim 13, Garcia teaches that the system of claim 8 wherein said

determining means further comprising: means for authorizing writing of said

user data only where said verification data matches said key data [CPUs and I/O devices may write to, or read from, memory of a CPU of the system. Memory

protection is provided by an access validation method maintained by each CPU in which <u>CPUs and/or I/O devices are provided with a validation to read/write memory of that CPU, without which memory access is denied</u> (abstract)].

As to claim 15, it recites substantially the same limitations as in claim 8, and is rejected for the same reasons set forth in the analysis of claim 8. Refer to "As to claim 8" presented earlier in this Office Action for details. Note that Alder teaches that said key data is generated based on a system clock setting of said computer system as explained in "As to claim 8."

As to claim 16, it recites substantially the same limitations as in claim 5, and is rejected for the same reasons set forth in the analysis of claim 5. Refer to "As to claim 5" presented earlier in this Office Action for details.

As to claim 19, it recites substantially the same limitations as in claim 4, and is rejected for the same reasons set forth in the analysis of claim 4. Refer to "As to claim 4" presented earlier in this Office Action for details.

As to claim 20, it recites substantially the same limitations as in claim 4, and is rejected for the same reasons set forth in the analysis of claim 4. Refer to "As to claim 4" presented earlier in this Office Action for details. Also see figure 6 of Garcia et al.

#### Conclusion

- 8. Claims 1, 3-5, 8-13, 15-16 and 19-20 are rejected as explained above.
- 9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Sheng-Jen Tsai whose telephone number is 571-272-4244. The examiner can normally be reached on 8:30 5:00.

Art Unit: 2186

Page 15

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Kim can be reached on 571-272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Sheng-Jen Tsai Examiner Art Unit 2186

Sheng-Ju Zai

September 25, 2007